

## **REMARKS/ARGUMENTS**

Claims 1-15 and 17-61 are pending in the application, and claims 25-36 and 55-61 are withdrawn. The Applicants' attorney has amended claims 1, 10, 37, and 45. As discussed below, all of the claims are in condition for allowance. But if after considering this response the Examiner does not allow all of the claims, then the Applicants' attorney requests that the Examiner contact him to schedule and conduct a telephone interview before issuing a subsequent Office Action.

### **Information Disclosure Statement**

The Applicants' attorney will submit in a Supplemental Response a corrected IDS with the proper identifying information for reference AHH, and requests the Examiner to consider this reference and to make this reference of record.

Furthermore, the Applicants' attorney is not attempting to "bury" pertinent prior art or to burden the Examiner by submitting a large number of references; most, if not all, of these references are of record in the related patent applications (referenced on the first page of the patent application) and in their foreign counterparts.

### **Objections To The Specification**

The Applicants' attorney continues to believe that the amended title of the application submitted in a response filed 19 December 2007 is descriptive of the claimed invention. But the Applicants' attorney will contemplate an amended title, and requests the Examiner's patience while he does so.

### **Rejection Of Claims 1-9 Under 35 U.S.C. § 112 First Paragraph**

Support for a processor operable to load into first and second buffers a same portion of data published by an application executed by a processor is present in, e.g., FIG. 5, and in paragraph [83], second sentence, which states "[f]or example, a single

thread may publish data to multiple locations within the pipeline accelerator 44 (FIG. 3) via respective multiple channels.” An example of this is illustrated in FIG. 5, where a single thread 100<sub>3</sub> may publish data to multiple locations within the pipeline accelerator 44 (FIG. 3) via respective multiple channels 104<sub>3</sub> and 104<sub>5</sub>, which respectively include buffers 106<sub>3</sub> and 106<sub>5</sub>.

The Examiner’s contention is that the words “a single thread may publish data . . . via respective multiple channels” does not convey that the data-transfer objects 86<sub>3a</sub> and 86<sub>5a</sub> (FIG. 5) may load into the buffers 106<sub>3</sub> and 106<sub>5</sub> the same data published by the thread 100<sub>3</sub>.

There are only two possibilities: either the data-transfer objects 86<sub>3a</sub> and 86<sub>3b</sub> load different data from the thread 100<sub>3</sub> into the buffers 106<sub>3</sub> and 106<sub>5</sub>, or they load the same data from the thread into the buffers.

The second sentence of paragraph [83] was intentionally written broadly enough to encompass both of these possibilities, and, therefore, provides support for claim 1, which recites in part “load at least a portion of the published data into the first buffer under the control of the first data-transfer object,” and “load at least the same portion of the published data into the second buffer under the control of the second data-transfer object.” That is, the processor of claim 1 is recited as being able to perform at least one of the two possibilities disclosed in the specification, the possibility in which the data-transfer objects load the same data from the thread into the buffers.

Subjecting the Examiner’s argument to a logical analysis, if the second sentence of paragraph [83] does not provide support for loading the same data from the thread into the buffers because, e.g., the sentence does not include the word “same,” then it must provide support for the other possibility, which is loading different data.

But using the Examiner’s reasoning, one could also make the argument that the second sentence of paragraph [83] does not provide support for loading different data from the thread into the buffers because, e.g., the sentence does not include the word “different.”

Therefore, the logical conclusion of the Examiner's argument is nonsensical because it excludes both possibilities, and thus entirely vitiates the second sentence of paragraph [83].

Consequently, because the Examiner's argument must fail, the Applicants' attorney requests the Examiner to withdraw this rejection.

**Rejection Of Claims 10-12, 14-15, 17-18, 37, 39-43, 45, and 47-49 Under 35 U.S.C. § 102(b) As Being Anticipated By U.S. Patent 4,703,475 To Dretzka**

**Claim 10**

Claim 10 as amended recites a processor operable to generate data that includes no data-destination information, retrieve the generated data, load the retrieved data into a buffer, unload the data from the buffer, and process the unloaded data such that the processed data includes no data-destination information.

For example, referring, e.g., to FIGS. 3-5 and paragraph [82] of the patent application, in an embodiment, a processor 42 is operable to generate data under the control of a first thread 100<sub>3</sub> of an application 80, the generated data including no data-destination information that indicates the destination of the generated data. The processor 42 is further operable to load the data into a buffer 106<sub>5</sub> under the control of a data-transfer object 86<sub>5a</sub>, unload the data from the buffer 106<sub>5</sub> under the control of a second data-transfer object 86<sub>5b</sub>, and process the unloaded data under the control of a second thread 100<sub>4</sub> of the same application 80 such that the processed data includes no data-destination information.

In contrast, Dretzka does not disclose a processor operable to generate data that includes no data-destination information, retrieve the generated data and load the retrieved data into a buffer, unload the data from the buffer, and process the unloaded data such that the processed data includes no data-destination information. In response to the Examiner's first interpretation of Dretzka on p. 6 of the office action,

even if Dreztka's processor 21 (FIG. 2) can be considered to "generate" a data packet in the input list 230-4, this "generated" data packet includes a 3-byte packet header (FIG. 17) and a 1-byte multi-link header each having information regarding a destination (e.g., the logical channel LCN) of the data packet (e.g., col. 7, lines 35-38 and lines 45-53, and col. 9, line 60 – col. 10, line 11). And in response to the Examiner's second interpretation of Dreztka on pp. 9-10 of the office action, even if Dreztka's processor 11 (FIG. 2) can be considered to "process" a data packet unloaded from the buffer 120-4 (FIG. 5), the resulting unloaded and processed data packet includes a 3-byte packet header (FIG. 17) having information regarding a destination (e.g., col. 7, lines 35-38, and col. 8, line 55 – col. 9, line 12).

### **Claims 11-12, 14-15, and 17-18**

These claims are patentable by virtue of their respective dependencies from claim 10.

### **Claim 37**

Claim 37 recites loading data published with an application into a first buffer, the loaded data including no information indicating a destination of the data, and retrieving the published data from the buffer, the retrieved data including no information indicating a destination of the data.

For example, referring, e.g., to FIGS 3-5 and paragraphs [66] – [70] of the patent application, in an embodiment a thread 100<sub>1</sub> of an application 80 publishes data that includes no information indicating a destination of the data, and a data-transfer object 86<sub>1a</sub> loads the published data into a buffer 106<sub>1</sub>, the loaded data including no information indicating a destination of the data. Then another data-transfer object 86<sub>1b</sub> retrieves the published data from the buffer, the retrieved data including no information indicating a destination of the data. Next, because the channel 104<sub>1</sub> corresponds to a single destination, the data-transfer object 86<sub>1b</sub> adds to the published data information (e.g., a header) indicating a destination of the published data. This relieves the

application 80 and thread 100<sub>1</sub> of the burden of adding destination information to the published data.

In contrast, Dretzka does not disclose loading data published with an application into a first buffer, the loaded data including no information indicating a destination of the data, and retrieving the published data from the buffer, the retrieved data including no information indicating a destination of the data. In response to the Examiner's interpretation on p. 14 of the office action, data loaded into a buffer 120-4 (FIG. 5) includes a 3-byte packet header (e.g., col. 8, lines 55-65, and FIG. 17), which defines a logic channel LCN to which the data is assigned. Furthermore, data retrieved from the buffer 120-4 includes the same 3-byte packet header (e.g., col. 8, line 65 – col. 9, line 4). Analogous arguments apply to the message queue 110 and the buffers 130.

### **Claims 39-43**

These claims are patentable by virtue of their respective dependencies from claim 37.

### **Claim 45**

Claim 45 recites receiving a message that includes data and that includes a message header that indicates a destination of the data, and loading into a first buffer the received data with no message header, the first buffer corresponding to the destination

For example, referring, e.g., to FIGS. 3-5 and paragraphs [76] – [77], in an embodiment a communication object 88 receives from a pipeline bus 50 a message that includes data and that includes a message header that indicates a destination of the data. A data-transfer object 86<sub>2b</sub> strips the message header from the message and loads the data (without the stripped message header) into a buffer 106<sub>2</sub> that corresponds to the application threads 100<sub>1</sub> and 100<sub>2</sub>, which are the destinations of the data.

In contrast, Dretzka does not disclose loading into a buffer received data with no message header, the buffer corresponding to a destination of the data. In response to the Examiner's interpretation on p. 16 of the office action, received data loaded into the buffer 220-4 (FIG. 6) includes a 3-byte header (e.g., FIG. 4, col. 10, lines 1-11).

### **Claims 47-49**

These claims are patentable by virtue of their respective dependencies from claim 45.

### **Rejection Of Claims 1-3 And 5-9 Under 35 U.S.C. § 103(a) As Being Obvious Over Dretzka In View Of U.S. 6,985,975 To Chamdani**

#### **Claim 1**

Claim 1 as amended recites first and second parallel buffers respectively associated with first and second data destinations, and a processor operable to load at least a portion of published data into the first buffer and to load at least the same portion of the published data into the second buffer.

For example, referring, e.g., to FIGS. 3-5 and paragraphs [67] – [72] and [83] of the patent application, in an embodiment, a processor 42 is operable, under the control of an application thread 100<sub>3</sub>, to publish data, and is operable, under the control of data-transfer object 86<sub>3a</sub>, to load at least a portion of the published data into a first buffer 106<sub>3</sub>, which is associated with a first data destination within the pipeline accelerator 44, and is operable, under the control of data-transfer object 86<sub>5a</sub>, to load at least the same portion of the published data into a second buffer 106<sub>5</sub>, which is associated with a second data destination within the pipeline accelerator and which is parallel to the first buffer 106<sub>3</sub>.

In contrast, referring to p. 19 of the office action, the Examiner admits that Dretzka does not include the first and second parallel buffers as recited in claim 1.

And neither does Chamdani disclose first and second parallel buffers respectively associated with first and second data destinations. In contrast, Chamdani's buffers (e.g., FIFOs 102 and 103) are associated with a same data destination (e.g., the single output of the coupler 110, and FIG. 5, step 408).

Consequently, the combination of Dretzka and Chamdani does not suggest first and second parallel buffers respectively associated with first and second data destinations.

### **Claims 2-3 and 5-9**

These claims are patentable by virtue of their dependencies from claim 1.

### **Rejection Of Claim 4 Under 35 U.S.C. § 103(a) As Being Obvious Over Dretzka In View Of Chamdani And Further In View Of The Examiner's Taking Of Official Notice**

#### **Claim 4**

Claim 4 is patentable by virtue of its dependency from claim 1.

Furthermore, the Applicants' attorney objects to the Examiner's taking of official notice. If multi-threaded processors are so well known, then the Examiner should be able to find a reference to support this rejection.

Moreover, considering that both Dretzka and Chamdani are silent as to threaded processing, there is no teaching in any of the references as to how one would modify Dretzka and Chamdani to include threaded processing.

**Rejection Of Claims 13, 38, 44, 46, And 50 Under 35 U.S.C. § 103(a) As Being  
Obvious Over Dretzka In View Of The Examiner's Taking Of Official Notice**

The Applicants' attorney objects to the Examiner's taking of official notice. If multi-threaded processors are so well known, then the Examiner should be able to find a reference to support this rejection.

Moreover, considering that Dretzka is silent as to threaded processing, there is no teaching in any of the references as to how one would modify Dretzka to include threaded processing.

**Claim 13**

Claim 13 is patentable by virtue of its dependency from claim 10.

**Claims 38 and 44**

These claims are patentable by virtue of their dependencies from claim 37.

**Claims 46 and 50**

These claims are patentable by virtue of their dependencies from claim 45.

**Rejection Of Claims 19-24 and 51-54 Under 35 U.S.C. § 103(a) As Being  
Obvious Over Dretzka In View Of U.S. Patent 6,216,191 to Britton**

**Claim 19**

Claim 19 recites a pipeline accelerator that includes a destination of data and that is operable to receive a message that includes information indicating the destination, to recover the data from the message, and to process the recovered data at the destination without executing a program instruction.

For example, referring, e.g., to FIGS. 3-5 and paragraphs [67] – [72] of the patent application, in an embodiment, a processor 42 constructs a message that includes data and information indicating a destination of the data within a pipeline accelerator 44, and drives the message onto a bus 50. The accelerator 44 is operable to receive the message from the bus 50, to recover the data from the message, and to process the recovered data at the destination without executing a program instruction.

In contrast, neither Dretzka nor Britton, viewed alone or in combination, discloses a pipeline accelerator that includes a destination of data and that is operable to receive a message that includes information indicating the destination, to recover the data from the message, and to process the recovered data at the destination without executing a program instruction.

The Examiner admits on p. 26 of the Office Action that Dretzka lacks this limitation.

Furthermore, referring, e.g., to FIGS. 1-3, Britton does not disclose or suggest a pipeline accelerator that is operable to receive a message that includes information indicating a destination of data and to recover data from the message. Britton merely discloses an FPGA that communicates with a processor 102 via a combined address and data bus AD or separate address and data busses A and D.

Therefore, because Britton discloses an FPGA having an address-bus/data-bus interface and lacking a message-based interface as recited in claim 19, the Examiner has failed to make a *prima facie* showing of obviousness. That is, there is no teaching or suggestion in Britton as to how one would modify his FPGA to receive messages.

Furthermore, because Dretzka discloses a message-based interface and Britton discloses an address-bus/data-bus interface, one of ordinary skill would not have been motivated to combine Dretzka and Britton to arrive at the subject matter recited in claim 19.

And even if one were motivated to combine Dretzka and Britton, neither Dretzka nor Britton discloses or suggests how one would modify Britton's address-bus/data-bus interface to communicate with Dretzka's message-based interface. And such modification was likely impossible because at the time Britton was filed, it is unlikely that

available FPGAs included a sufficient number of gates to instantiate a message-based interface that would be compatible with Dretzka's message-based interface.

Consequently, the combination of Dretzka and Britton does not render claim 19 obvious.

### **Claims 20-21**

These claims are patentable by virtue of their dependencies from claim 19.

### **Claim 22**

Claim 22 recites a pipeline accelerator operable to generate data without executing a program instruction, to generate a header including information indicating a destination of the data, and to package the data and header into a message.

Referring, e.g., to FIG. 3, paragraph [49], and paragraph [74] of the patent application, a pipeline accelerator 44 is operable to generate data without executing a program instruction, to generate a header including information indicating a destination of the data (e.g., a thread 100 of an application program 80 of FIG. 5), to package the data and header into a message, and to drive the message onto a bus 50.

In contrast, neither Dretzka nor Britton, viewed alone or in combination, discloses or suggests a pipeline accelerator operable to generate data without executing a program instruction, to generate a header including information indicating a destination of the data, and to package the data and header into a message.

The Examiner admits on p. 29 of the Office Action that Dretzka lacks this limitation.

Furthermore, referring, e.g., to FIGS. 1-3, Britton does not disclose or suggest a pipeline accelerator that is operable to generate a header including information indicating a destination of data and to package the data and header into a message. Britton merely discloses an FPGA that communicates with a processor 102 via a

combined address and data bus AD or separate address and data busses A and D.

Therefore, because Britton discloses an FPGA having an address-bus/data-bus interface and lacking a message-based interface as recited in claim 22, the Examiner has failed to make a *prima facie* showing of obviousness. That is, there is no teaching or suggestion in Britton as to how one would modify his FPGA to receive messages.

Furthermore, because Drezka discloses a message-based interface and Britton discloses an address-bus/data-bus interface, one of ordinary skill would not have been motivated to combine Drezka and Britton to arrive at the subject matter recited in claim 22.

And even if one were motivated to combine Drezka and Britton, neither Drezka nor Britton discloses or suggests how one would modify Britton's address-bus/data-bus interface to communicate with Drezka's message-based interface. And such modification was likely impossible because at the time Britton was filed, it is unlikely that available FPGAs included a sufficient number of gates to instantiate a message-based interface that would be compatible with Drezka's message-based interface.

Consequently, the combination of Drezka and Britton does not render claim 22 obvious.

### **Claims 23-24**

These claims are patentable by virtue of their dependencies from claim 22.

### **Claim 51**

Claim 51 recites receiving a message including data and information that indicates a destination of the data and processing the data with a pipeline accelerator that includes a field-programmable gate array.

In contrast, neither Drezka nor Britton, viewed alone or in combination, discloses receiving a message including data and information that indicates a destination of data and processing the data with a pipeline accelerator that includes a field-programmable

gate array.

The Examiner admits on p. 31 of the Office Action that Dretzka lacks this limitation.

Furthermore, referring, e.g., to FIGS. 1-3, Britton does not disclose or suggest a pipeline accelerator that is operable to receive a message that includes data and information indicating a destination of that data. Britton merely discloses an FPGA that communicates with a processor 102 via a combined address and data bus AD or separate address and data busses A and D.

Therefore, because Britton discloses an FPGA that has an address-bus/data-bus interface that lacks the ability to receive a message as recited in claim 51, the Examiner has failed to make a *prima facie* showing of obviousness. That is, there is no teaching or suggestion in Britton as to how one would modify his FPGA to receive messages.

Furthermore, because Dretzka discloses a message-based interface and Britton discloses an address-bus/data-bus interface, one of ordinary skill would not have been motivated to combine Dretzka and Britton to arrive at the subject matter recited in claim 51.

And even if one were motivated to combine Dretzka and Britton, neither Dretzka nor Britton discloses or suggests how one would modify Britton's address-bus/data-bus interface to receive messages from Dretzka's message-based interface. And such modification was likely impossible because at the time Britton was filed, it is unlikely that available FPGAs included a sufficient number of gates to instantiate a message-based interface that would be compatible with Dretzka's message-based interface.

Consequently, the combination of Dretzka and Britton does not render claim 51 obvious.

### **Claim 52**

Claim 52 is patentable by virtue of its dependency from claim 51.

### Claim 53

Claim 53 recites generating with a pipeline accelerator a message header that includes a destination of data and a message that includes the header and the data.

The Examiner admits on p. 33 of the Office Action that Dretzka lacks this limitation.

Furthermore, referring, e.g., to FIGS. 1-3, Britton does not disclose or suggest a pipeline accelerator that is operable to generate a message header that includes a destination of data and a message that includes the header and the data. Britton merely discloses an FPGA that communicates with a processor 102 via a combined address and data bus AD or separate address and data busses A and D.

Therefore, because Britton discloses an FPGA that has an address-bus/data-bus interface and that lacks the ability to generate a message header that includes a destination of data and a message that includes the header and the data as recited in claim 53, the Examiner has failed to make a *prima facie* showing of obviousness. That is, there is no teaching or suggestion in Britton as to how one would modify his FPGA to receive messages.

Furthermore, because Dretzka discloses a message-based interface and Britton discloses an address-bus/data-bus interface, one of ordinary skill would not have been motivated to combine Dretzka and Britton to arrive at the subject matter recited in claim 53.

And even if one were motivated to combine Dretzka and Britton, neither Dretzka nor Britton discloses or suggests how one would modify Britton's address-bus/data-bus interface to communicate with Dretzka's message-based interface. And such modification was likely impossible because at the time Britton was filed, it is unlikely that available FPGAs included a sufficient number of gates to instantiate a message-based interface that would be compatible with Dretzka's message-based interface.

Consequently, the combination of Dretzka and Britton does not render claim 53 obvious.



## CONCLUSION

In view of the foregoing, claims 2-9, 11-15, 17-24, 38-44, 46-47, 49-52, and 54 as previously pending, and claims 1, 10, 37, and 48 as amended are in condition for allowance. Therefore, the issuance of a formal Notice of Allowance at an early date is respectfully requested. If the Examiner does not agree that all claims are in condition for allowance, the Examiner is respectfully requested to telephone the undersigned prior to issuing an action rejecting the claims to schedule a telephone interview.

Any additional fees required as a result of this amendment have been paid from the below-referenced deposit account as filed herewith. Should further payment be required to cover such fees you are hereby authorized to charge such payment to Deposit Account No. 07-1897.

Respectfully submitted,

GRAYBEAL JACKSON LLP

Bryan A. Santarelli  
Registration No. 37,560  
155 – 108th Avenue NE, Suite 350  
Bellevue, WA 98004-5973  
(425) 455-5575 Phone  
(425) 455-5575 Fax